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Abstract—It is known that, when tightly regulated, actively con-6
trolled power converters behave as constant power loads (CPLs).7
These loads can significantly degrade the stability of their feeder8
system. The loop-cancelation technique has been established as9
an appropriate methodology to mitigate this issue within dc–dc10
converters that feed CPLs. However, this has not yet been applied11
to uncontrolled rectifier based ac–dc converters. This paper there-12
fore details a new methodology that allows the loop-cancelation13
technique to be applied to uncontrolled rectifier based ac–dc14
converters in order to mitigate instability when supplying CPLs.15
This technique could be used in both new applications and easily16
retrofitted into existing applications. Furthermore, the key con-17
tribution of this paper is a novel adaptive stabilization technique,18
which eliminates the destabilizing effect of CPLs for the studied19
ac–dc power system. An equation, derived from the average20
system model, is introduced and utilized to calculate the adaptable21
gain required by the loop-cancelation technique. As a result,22
the uncontrolled rectifier based ac–dc feeder system is always23
stable for any level of CPL. The effectiveness of the proposed adap-24
tive mitigation has been verified by small-signal and large-signal25
stability analysis, simulation, and experimental results.26
Index Terms—AC–DC converters, constant power load (CPL),27
loop-cancelation technique, negative impedance instability.28
I. INTRODUCTION29
ACTIVELY controlled power converters are widely used in30 many applications. Unfortunately, when tightly regulated,31
actively controlled power converters behave as constant power32
loads (CPLs) [1], [2]. These CPLs can significantly degrade33
the stability of their feeder system [3]–[5]. It can be seen from34
previous publications [6]–[10], that unstable system operation35
can be predicted from dynamic mathematical models via con-36
trol theory. In order to derive models in such a way as to be37
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suitable for stability analysis the averaging technique [9], [10] 38
can be utilized. However, mathematical prediction only states 39
when the system will become unstable. In order to eliminate the 40
destabilizing effect, mitigation techniques are required. 41
In terms of mitigation techniques, there are three possible 42
ways to apply a compensating signal for eliminating the desta- 43
bilizing effect. The first is to generate the mitigating signal on 44
the feeder side [11]–[20]. In this case, the system can be stabi- 45
lized without conciliating the load performance. However, this 46
way cannot be applied to a feeder system that utilizes an un- 47
controlled rectifier based ac–dc rectifier due to the absence of 48
the control loop in the feeder subsystem. In this situation, a 49
second mitigation technique can be used in which the compen- 50
sating signal is injected into the CPL control loop to modify the 51
load impedance for stable operation [21]–[27]. The drawback of 52
mitigation on the CPL side is that the additional compensating 53
signal may deteriorate the load performance. The final way to 54
eliminate the destabilizing effect is by connecting an auxiliary 55
circuit between the feeder and load subsystems [28]–[30]. This 56
method is suitable for power systems having existing feeder and 57
load subsystems that are impossible to modify. In this paper, 58
the feeder system includes an uncontrolled rectifier in which 59
the output voltage cannot be adjusted. Hence, the additional 60
auxiliary circuit approach for mitigation is selected. 61
In terms of the control techniques to create the compensating 62
signal, there are two well-known approaches. The first is the 63
active damping method [11], [15]–[30]. In this case, a virtual 64
resistance is used to increase the damping of the filter circuit. 65
However, the power level of the CPL (PCPL) that can be mit- 66
igated is limited [12], [14]. Therefore, a second approach was 67
introduced, namely the loop-cancelation technique [12], [14]. 68
This technique can mitigate system instability at higher values 69
of PCPL than those compensated by active damping. However, 70
this technique has only been applied to dc–dc converters, as 71
described in [12]. The application of the loop-cancelation tech- 72
nique to uncontrolled rectifier based ac–dc power systems via 73
an auxiliary circuit has not been reported in previous publica- 74
tions, e.g., [12]. Hence, in this paper, instability mitigation for 75
uncontrolled rectifier based ac–dc power systems via the loop- 76
cancelation technique is presented. Moreover, this paper also 77
presents a novel adaptive stabilization technique based on an 78
equation that can be derived from the average system model. 79
The equation is used to determine the adaptable gain required 80
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Fig. 1. AC–DC power system feeding an ideal CPL.
for loop cancelation. This gain depends on the power level of the81
CPL, which can be calculated from voltage and current sensors82
on the dc bus. As a result of this methodology, the system can83
automatically ensure stability under all operating conditions.84
The stability study presented in this paper, using small-signal85
and large-signal stability analysis, confirms that the mitigated86
system is always stable. In addition, simulation and experimen-87
tal results are also presented to verify the proposed adaptive88
stabilization technique that eliminates the destabilizing effect89
of the CPL.90
The paper is structured as follows. In Section II, an ac–dc91
power system feeding an ideal CPL is introduced to illustrate92
the effect of CPLs. In Section III, the loop-cancelation technique93
for ac–dc power systems feeding ideal CPLs is explained. An ex-94
planation of how to apply the loop-cancelation technique to the95
ac–dc power system, the derivation of mathematical model, the96
system stability analysis via the eigenvalue theorem and97
the phase-plane plot, the concept of the adaptive stabilization,98
and the simulation results are all addressed in Section III. A99
realistic ac–dc power system is then analyzed in Section IV. In100
this case, parallel controlled buck converters are used as CPLs101
instead of the ideal CPLs. Simulation and experimental results102
are also presented in Section IV to confirm that the proposed103
mitigation technique can eliminate the destabilizing effect of104
the CPL. Finally; Section V concludes and discusses the bene-105
fits of the adaptive stabilization technique for the ac–dc power106
system.107
II. AC–DC POWER SYSTEM FEEDING AN IDEAL CPL108
The ac–dc power system investigated in this study is depicted109
in Fig. 1. An ac–dc power system including an uncontrolled110
rectifier is considered in this paper because it is still widely111
used in many applications. It consists of a balanced three-phase112
voltage source, a transmission line represented by Req , Leq , and113
Ceq , a six-pulse diode rectifier, dc-link filters represented by114
rL , Ldc , rc , and Cdc , and an ideal CPL represented by a depen-115
dent current source. The parameters of the system in Fig. 1 are116
given in Table I. Note that the inductance value has been chosen117
in order for stability to occur at a power level that is able to be118
verified experimentally.119
It is known that CPLs can degrade the stability of their feeder120
systems via the dc-link filter [3]–[5]. Many research works have121
already presented how to predict unstable operation using a122
mathematical model of the system. For three-phase systems with123
six-pulse diode rectifiers, the DQ method [6]–[8] can be applied124
in order to analyze the three-phase rectifier circuit and obtain125
a dynamic model suitable for stability study. The eigenvalue126
theorem [8] can then be applied to the linearized model for127
TABLE I
PARAMETERS OF THE SYSTEM IN FIG. 1
Parameters Value
Vs 50 Vrm s/phase
ω 2π × 50 rad/s
Req 0.1 Ω
Leq 0.21 mH
Ceq 2 nF
rL 0.57 Ω
rc 2.97 Ω
Ldc (ΔIdc ≤ 0.5 A) 37.7 mH
Cdc (ΔVdc ≤ 5 V) 237.35 µF
Fig. 2. Eigenvalue plot of the system before applied the proposed mitigation
technique.
stability analysis. Based on the procedure in [9], the eigenvalue 128
plot of the system shown in Fig. 1, with the parameters in 129
Table I, is depicted in Fig. 2. It can be seen from Fig. 2 that 130
the system will be unstable when the value of PCPL reaches 131
320 W. In this paper, it will be shown that as a result of the 132
techniques used, the ac–dc system shown in Fig. 1 can provide 133
power exceeding 320 W, in this case up to 600 W (rated power), 134
without instability occurring. The details of the technique used 135
for the stabilization of the uncontrolled rectifier based ac–dc 136
power system will be explained in Section III. Moreover, the 137
novel adaptive stabilization for ac–dc power systems feeding 138
the CPLs is also explained. 139
III. LOOP-CANCELATION STABILIZATION OF AN AC–DC 140
POWER SYSTEM FEEDING AN IDEAL CPL 141
Within this section, the new methodology for the application 142
of the loop-cancelation technique to uncontrolled rectifier based 143
ac–dc converters will be detailed. The established ac–dc con- 144
verters will be detailed. The established ac–dc power system, 145
on which this study is based, is shown in Fig. 1. The newly 146
proposed ac–dc power system, including the loop-cancelation 147
technique, is depicted in Fig. 3. An ideal CPL is considered ini- 148
tially in order to facilitate the calculation of the adaptable gain, 149
as will be described later in this section. 150
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Fig. 3. AC–DC power system with the loop-cancelation technique.
Within dc–dc converters, the control of output dc voltage is151
a natural feature. The loop-cancelation method [12] can there-152
fore be conveniently applied to introduce a corrective action by153
adjusting the converter duty cycle. In contrast, the ac–dc power154
system in this study employs an uncontrolled rectifier in which155
the output voltage cannot be adjusted and is defined by the ac156
voltage magnitude only. Therefore, this study proposes a new157
approach by introducing into the dc link a controlled switch S1158
to both control the output voltage and introduce the proposed159
loop-cancelation technique. Only switch S1 and diode Dm are160
added into the system, whereas rL , Ldc , rc , and Cdc are the ex-161
isting dc-link filter of the rectifier circuit. Therefore, the effect162
of S1 and Dm on the overall system power loss and cost is very163
small. The duty cycle d∗ is used to control the switch S1 . d∗ can164
be calculated using165
d∗ =
1
Vtr
(
Vcontrol + KFB
d
dt
(
1
Vdc
))
(1)
where Vtr is the amplitude of a triangular signal that can be set166
by the user. Based on the loop-cancelation technique reported167
in [12] for dc–dc converters, it is known that the feedback gain168
KFB is a vital parameter that enables the designer to determine169
the characteristic of output dc-link filter damping. Moreover, if170
the designer can determine the appropriate value for KFB , the171
desired time-domain response can be obtained and the destabi-172
lizing effect can be completely eliminated.173
First, for the proposed uncontrolled rectifier based ac–dc174
power system, the mathematical model will be derived. From175
this, the equation for calculating KFB can be obtained. As de-176
tailed in previous publications [6]–[10], feeder systems with177
three-phase rectifiers can be analyzed using the DQ method,178
while the behavior of S1 can be eliminated by using the179
generalized state-space averaging (GSSA) method [6]. The180
equivalent circuit of the system in Fig. 3, represented in the181
dq-frame, is shown in Fig. 4. After applying the DQ method,182
the three-phase diode rectifier can be treated as a transformer183
in the dq-frame [10]. The GSSA is then used to eliminate the184
switching behavior of S1 . Applying Kirchhoff’s voltage law185
and Kirchhoff’s current law to the circuit shown in Fig. 4,186
with d∗ given by (1), the mathematical model of the proposed187
ac–dc power system under continuous conduction mode, us-188
ing the loop-cancelation technique, is defined by the following189
equation:190
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
•
Ids = −ReqLeq Ids + ωIqs − 1Leq Vbus,d + 1Leq Vsd•
Iqs = −ωIds − ReqLeq Iqs − 1Leq Vbus,q + 1Leq Vsq•
Vbus,d = 1Ceq Ids + ωVbus,q
−
√
3
2 · 2
√
3V t r
πCeq
(
Vcontrol+KF B dd t
(
1
V d c
)) Idc
•
Vbus,q = −ωVbus,d + 1Ceq Iqs•
Idc =
√
3
2 · 2
√
3Vcontrol
πLd c V t r
Vbus,d − (rμ +rL +rc )Ld c Idc − 1Ld c Vdc
+ rc PC P LLd c Vd c +
√
3
2 · 2
√
3
πLd c Cd c
KF B Vb u s , d
V t r
d
dt
(
1
Vd c
)
•
Vdc = 1Cd c Idc − PC P LCd c Vd c
.
(2)
191
A new variable Idc1 , as given by (3), can be used to simplify 192
the system model 193
•
Idc1 =
•
Idc −
√
3
2
.
2
√
3
πLdc
KFBVbus,d
Vtr
d
dt
(
1
Vdc
)
. (3)
Hence, (2) can be written as the following equation: 194
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
•
Ids = −ReqLeq Ids + ωIqs − 1Leq Vbus,d + 1Leq Vsd•
Iqs = −ωIds − ReqLeq Iqs − 1Leq Vbus,q + 1Leq Vsq•
Vbus,d = 1Ceq Ids + ωVbus,q −
√
3
2 · 2
√
3V t r
πCeq Vcontrol
Idc1
+ 18KF Bπ 2 Ceq Ld c Vcontrol
Vb u s , d
Vd c•
Vbus,q = −ωVbus,d + 1Ceq Iqs•
Idc1 =
√
3
2 · 2
√
3Vcontrol
πLd c V t r
Vbus,d − (rμ +rL +rc)Ld c Idc1 − 1Ld c Vdc
−
√
3
2 · 2
√
3(rμ +rL +rc )KF B
πL2d c V t r
Vb u s , d
Vd c
+ rc PC P LLd c Vd c•
Vdc = 1Cd c Idc1 − PC P LCd c Vd c +
√
3
2 · 2
√
3
πLd c Cd c
(
KF B
Vd c V t r
)
Vbus,d
.
(4)
It can be seen from (4) that KFB is presented in the system 195
model. The effect of KFB can be assessed via a plot of the 196
dominant eigenvalues. These eigenvalues were calculated from 197
the linearization of (4). The system parameters for this plot are 198
given in Table I with Vcontrol = 2.9 V, Vtr = 3 V, and PCPL = 199
320 W. The dominant eigenvalue plot when gain KFB is varied 200
from 0 to 2.45 is shown in Fig. 5. The plot within Fig. 5 can 201
be used to determine the best value of KFB to avoid unstable 202
operation with the desired time-domain response depending on 203
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Fig. 4. Equivalent circuit of the ac–dc power system with the loop-cancelation technique in the dq-frame.
Fig. 5. Eigenvalue plot for the ac–dc power system with the loop-cancelation
technique by varying KFB .
the location of dominant poles. However, the plot will change204
when PCPL changes. Therefore, the appropriate value of KFB205
to mitigate the instability problem should be adapted according206
to the variation of PCPL .207
Large-signal stability analysis of the example system is shown208
in Fig. 6 via a phase-plane plot. Initially, PCPL is set at 200 W.209
Subsequently, PCPL is increased to 320 W. If KFB = 0 (without210
mitigation), huge oscillation occurs, as shown by the blue line211
in Fig. 6. Conversely, if the proposed mitigation is applied with212
KFB = 0.32, the system can regain stability as depicted by the213
green line in Fig. 6. It can be seen from Figs. 5 and 6 that there214
is good agreement between the eigenvalue plot and phase-plane215
plot. Both methodologies confirm that stability is achieved when216
KFB = 0.32. However, KFB = 0.32 is for PCPL = 320 W. If217
PCPL is increased, KFB should be increased to ensure that218
the system maintains stable operation. Hence, KFB must be219
adaptable depending on the level of PCPL . In this paper, a novel220
equation is used to calculate the adaptable gain. The derivation221
of this equation is detailed as follows.222
Considering only the characteristics of output dc-link filter223
damping, the differential equations I˙dc1 and V˙dc in (4) will now224
be analyzed. It can be seen that the nonlinear terms of KFB occur225
Fig. 6. Phase-plane plot of the ac–dc power system.
in both I˙dc1 and V˙dc . However, normally (rμ + rL + r) << 226
Ldc , therefore only the nonlinear terms of KFB within V˙dc are 227
required. If parameter P1 is defined as 228
P1 =
√
3
2
2
√
3Vbus,d
πLdcCdcVtr
(
KFB − 1
2
√
3
.
√
2
3
πLdcVtrPCPL
Vbus,d
)
(5)
then V˙dc in (4) can be written as 229
V˙dc =
1
Cdc
Idc1 +
P1
Vdc
. (6)
According to (6), if P1 = 0, the nonlinear term P1/Vdc can 230
be canceled. Therefore, KFB in order to guarantee that P1 = 0 231
can be defined from (5). The adaptable value of KFB can then 232
be calculated in order to stabilize the system according to 233
KFB =
1
2
√
3
.
√
2
3
πLdcVtrPCPL
Vbus,d
. (7)
The final system, with adaptive stabilization based on the 234
loop-cancelation technique, is shown in Fig. 7. It can be seen 235
in Fig. 7 that the loop cancelation gain KFB is calculated as in 236
(7). KFB will be adapted depending on the value of the system 237
operating point defined by PCPL . From (7), the adaptable KFB 238
depends on the values of Ldc , Vtr , Vbus,d , and PCPL . In the 239
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Fig. 7. System with the adaptive stabilization based on the loop-cancelation technique.
Fig. 8. Vbus ,d values for PCPL when varied from 0 to 800 W.
example system used in this paper, Ldc = 37.7 mH; however,240
in other systems this can be determined by the measurement or241
identified by artificial intelligence techniques [31]. The value of242
Vbus,d can be determined by using the power flow equation [9]243
based on the ac side. The Vbus,d values of the example system244
in Fig. 1, when the PCPL is varied from 0 to 800 W (the rated245
power is 600 W), are shown in Fig. 8.246
According to Fig. 8 at the rated power of 600 W, the value247
of Vbus,d for the example system is 82.7 V. It can be seen from248
Fig. 8 that the higher the value of PCPL , the lower the value of249
Vbus,d . This in turn results in a higher value of KFB . Finally,250
PCPL can be determined according to (8). The required values of251
ICPL and Vdc can be obtained from current and voltage sensors,252
respectively253
PCPL = VdcICPL . (8)
To ensure that condition (7) can provide the appropriate value254
of KFB , a phase-plane analysis of the system in Fig. 7 was per-255
formed. The phase-plane plots for PCPL = 400, 500, and 600 W256
are shown in Fig. 9(a)–(c), respectively. It can be seen that if257
the PCPL is increased, the value of KFB is also automatically258
increased based on (7). It can be seen from Fig. 9(a) that the259
system without the proposed mitigation technique (KFB = 0)260
is unstable; this is represented by the blue line. However, when261
the mitigation is activated at t = 0.1 s, with KFB = 0.405, the262
system settles to a new stable operating point. This stabilization263
trajectory is represented by the green line in Fig. 9(a). Similarly,264
as shown in Fig. 9(b) and (c), the system with PCPL = 500 W265
and 600 W becomes stable with KFB = 0.506 and 0.607, re-266
spectively. These analytical results, via phase-plane analysis,267
Fig. 9. Phase-plane plots of the system with the proposed adaptive stabiliza-
tion. (a) PCPL = 400 W. (b) PCPL = 500 W. (c) PCPL = 600 W.
confirm that the adaptable KFB calculated from (7) ensures 268
stable operation. 269
Time-domain simulation results when PCPL is varied from 270
200 W to the rated power of 600 W are depicted in Fig. 10. It 271
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Fig. 10. Time-domain simulation results with adaptive stabilization based on
the loop-cancelation technique.
can be seen from Fig. 10 that the system is initially unstable272
between 0.3 and 0.4 s when KFB = 0. However, once the loop-273
cancelation technique is activated at 0.4 s the system becomes274
stable and remains stable under all subsequent values of PCPL .275
After 0.4 s, current and voltage sensors are used to continuously276
monitor the value of PCPL in order to recalculate the appropriate277
KFB . This can be seen in Fig. 10. The duty cycle of S1 is also278
included in Fig. 10. This value cannot exceed one for practical279
implementation. Hence, this limitation has already been added280
in the simulation, as can be seen in Fig. 10. The simulation281
results using the same value of KFB for Ldc − 5% = 35.81 mH282
and Ldc + 5% = 39.58 mH are also shown. It can be seen that283
even though Ldc is changed to 35.81 or 39.58 mH, the system284
can remain stable by using the KFB calculated from fixed Ldc =285
37.7 mH. It means that the parameter robustness of the proposed286
control method does not affect the mitigation result.287
IV. EXPERIMENTAL VERIFICATION288
It has been established in the previous sections that the pro-289
posed ac–dc power system shown in Fig. 1 becomes unstable290
when PCPL is equal to 320 W. Adaptive loop cancelation has291
been analytically proven to mitigate the instability, as shown292
in Fig. 7. The simulation results shown in Fig. 10 have also293
confirmed that the system is always stable with adaptable KFB .294
In this section, experimental verification is reported in order to295
support the proposed adaptive stabilization concept. The same296
ac–dc system is used as shown in Fig. 7. However, within the297
experimental rig, two parallel tightly controlled buck convert-298
ers are used to represent the ideal CPL. More details on these299
converters can be found in [9]. In addition, as the time-domain300
simulation results presented in the previous section were per- 301
formed with an ideal CPL, they were repeated also using two 302
paralleled buck converters. A diagrammatic representation of 303
the ac–dc power system examined in this section, with the pro- 304
posed adaptive stabilization, is shown in Fig. 11. 305
The experimental rig is shown in Fig. 12. The MOSFET 306
IRFP250N and the diode MUR1560G were added into the sys- 307
tem to represent the S1 and Dm , respectively. Moreover, the 308
low-pass filter was already embedded to eliminate the noise 309
generated from the derivative term. The bandwidth of the low- 310
pass filter is set equal to ten times the resonance frequency [12]. 311
In this paper, the resonance frequency is equal to 343.3 rad/s, 312
calculated from the Ldc and Cdc values shown in Table I. The 313
proposed adaptive stabilization, based on the loop-cancelation 314
technique, was implemented using an Atmaga1280 microcon- 315
troller with analog circuits. This is highlighted by the number 3 316
in Fig. 12. As for both controlled buck converters highlighted by 317
the number 5 and 7, a damping ratio (ζ) and a natural frequency 318
(ωn ) for a voltage loop were set to 0.7 and 2π(400) rad/s, re- 319
spectively. For a current loop, these values were equal to 0.7 and 320
2π(4000) rad/s. Hence, following on these damping ratios and 321
natural frequencies, Kpv ,Kiv ,Kpi , and Kii are equal to 0.05, 322
20, 0.6819, and 1948, respectively. In addition, the switching 323
frequencies for switch S1 and switches inside the controlled 324
buck converters were equal to 10 kHz. 325
Both the simulation model and the experimental rig were 326
subjected to the same test scenario. The resulting Vdc waveforms 327
are shown in Fig. 13. The test scenario can be summarized as 328
follows. 329
1) Initially, the total load power was set to 250 W; CPL1 = 330
250 W, CPL2 = 0 W. 331
2) At t = 0.11 s, an additional load of 24.2 W is introduced 332
by the second converter CPL2, as a result the total CPL 333
becomes 274.2 W. From the experimental results, it can 334
be seen that the system response is now poorly damped 335
indicating that the stability margin is approaching. The 336
simulation also shows a very oscillatory response, how- 337
ever of a much smaller magnitude. This discrepancy can 338
be explained by unaccounted parasitic effects and mod- 339
eling assumptions. Hence, both the simulation model and 340
the experimental setup indicate that the system is close to 341
instability. 342
3) At t = 0.43 s, CPL2 is increased to 80 W. As predicted 343
from the analytical analysis presented in the previous sec- 344
tion, at a total load power of 330 W, the system becomes 345
unstable. It can be seen from Fig. 13 that in both simula- 346
tion and experimental results, the dc voltage exhibits an 347
expanding oscillatory behavior. 348
4) At t = 1.05 s, the proposed algorithm is activated and the 349
system stabilizes. 350
5) At t = 1.15 s, the load power is further increased (CPL 351
total power becomes 380 W). The system maintains stable 352
operation due to the stabilizing effect of proposed adaptive 353
stabilization technique. 354
6) Finally, to confirm that the system maintains stability even 355
with higher loads, two further CPL step increases are 356
introduced at t = 1.27 s (total load power becomes 430 W) 357
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Fig. 11. AC–DC power system with the proposed adaptive stabilization feeding paralleled controlled buck converters.
Fig. 12. Testing rig based on the system in Fig. 11.
Fig. 13. (a) Simulation and (b) experimental results.
and at t = 1.38 s (600 W total). It is clearly seen from358
Fig. 13 that the dc bus voltage responses are stable and359
that the voltage drops at each load step according to the360
system’s internal resistance.361
Overall, it can be concluded that there is a very good match362
between the simulation and experiment results during the test363
scenario. The capability of the system to return to stable opera-364
tion using the proposed technique is clearly shown. Furthermore,365
once the proposed mitigation has been activated, the results in366
Fig. 13 confirm that the system is always stable even when the367
total CPL is equal to 600 W (the rated power of feeder sys-368
tem). The experimental results confirm that the proposed adap-369
tive stabilization algorithm, based on the loop-cancelation tech-370
nique, fully mitigates the ac–dc feeder system instability caused371
by CPLs. In addition, Fig. 13 validates the developed system 372
model and the assumptions made during the development of this 373
effective technique. 374
V. CONCLUSION 375
In this paper, adaptive stabilization of an uncontrolled recti- 376
fier based ac–dc converter has been introduced. The proposed 377
mitigation technique has been used to eliminate the destabi- 378
lizing effect of CPLs. As a result, the ac–dc feeder system is 379
always stable for any level of CPL. The theoretical results from 380
the eigenvalue theorem and the phase-plane analysis confirm 381
that the uncontrolled rectifier based ac–dc power system, with 382
the proposed adaptive stabilization, is always stable. Moreover, 383
simulations and experimental results have been used to verify 384
the theoretical results. Agreement between theoretical, simula- 385
tion, and experimental results has been shown. The proposed 386
adaptive mitigation is therefore a very powerful and flexible 387
technique, which can be used to guarantee the stable opera- 388
tion of uncontrolled rectifier based ac–dc feeder systems when 389
supplying CPLs. 390
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5
Abstract—It is known that, when tightly regulated, actively con-6
trolled power converters behave as constant power loads (CPLs).7
These loads can significantly degrade the stability of their feeder8
system. The loop-cancelation technique has been established as9
an appropriate methodology to mitigate this issue within dc–dc10
converters that feed CPLs. However, this has not yet been applied11
to uncontrolled rectifier based ac–dc converters. This paper there-12
fore details a new methodology that allows the loop-cancelation13
technique to be applied to uncontrolled rectifier based ac–dc14
converters in order to mitigate instability when supplying CPLs.15
This technique could be used in both new applications and easily16
retrofitted into existing applications. Furthermore, the key con-17
tribution of this paper is a novel adaptive stabilization technique,18
which eliminates the destabilizing effect of CPLs for the studied19
ac–dc power system. An equation, derived from the average20
system model, is introduced and utilized to calculate the adaptable21
gain required by the loop-cancelation technique. As a result,22
the uncontrolled rectifier based ac–dc feeder system is always23
stable for any level of CPL. The effectiveness of the proposed adap-24
tive mitigation has been verified by small-signal and large-signal25
stability analysis, simulation, and experimental results.26
Index Terms—AC–DC converters, constant power load (CPL),27
loop-cancelation technique, negative impedance instability.28
I. INTRODUCTION29
ACTIVELY controlled power converters are widely used in30 many applications. Unfortunately, when tightly regulated,31
actively controlled power converters behave as constant power32
loads (CPLs) [1], [2]. These CPLs can significantly degrade33
the stability of their feeder system [3]–[5]. It can be seen from34
previous publications [6]–[10], that unstable system operation35
can be predicted from dynamic mathematical models via con-36
trol theory. In order to derive models in such a way as to be37
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suitable for stability analysis the averaging technique [9], [10] 38
can be utilized. However, mathematical prediction only states 39
when the system will become unstable. In order to eliminate the 40
destabilizing effect, mitigation techniques are required. 41
In terms of mitigation techniques, there are three possible 42
ways to apply a compensating signal for eliminating the desta- 43
bilizing effect. The first is to generate the mitigating signal on 44
the feeder side [11]–[20]. In this case, the system can be stabi- 45
lized without conciliating the load performance. However, this 46
way cannot be applied to a feeder system that utilizes an un- 47
controlled rectifier based ac–dc rectifier due to the absence of 48
the control loop in the feeder subsystem. In this situation, a 49
second mitigation technique can be used in which the compen- 50
sating signal is injected into the CPL control loop to modify the 51
load impedance for stable operation [21]–[27]. The drawback of 52
mitigation on the CPL side is that the additional compensating 53
signal may deteriorate the load performance. The final way to 54
eliminate the destabilizing effect is by connecting an auxiliary 55
circuit between the feeder and load subsystems [28]–[30]. This 56
method is suitable for power systems having existing feeder and 57
load subsystems that are impossible to modify. In this paper, 58
the feeder system includes an uncontrolled rectifier in which 59
the output voltage cannot be adjusted. Hence, the additional 60
auxiliary circuit approach for mitigation is selected. 61
In terms of the control techniques to create the compensating 62
signal, there are two well-known approaches. The first is the 63
active damping method [11], [15]–[30]. In this case, a virtual 64
resistance is used to increase the damping of the filter circuit. 65
However, the power level of the CPL (PCPL) that can be mit- 66
igated is limited [12], [14]. Therefore, a second approach was 67
introduced, namely the loop-cancelation technique [12], [14]. 68
This technique can mitigate system instability at higher values 69
of PCPL than those compensated by active damping. However, 70
this technique has only been applied to dc–dc converters, as 71
described in [12]. The application of the loop-cancelation tech- 72
nique to uncontrolled rectifier based ac–dc power systems via 73
an auxiliary circuit has not been reported in previous publica- 74
tions, e.g., [12]. Hence, in this paper, instability mitigation for 75
uncontrolled rectifier based ac–dc power systems via the loop- 76
cancelation technique is presented. Moreover, this paper also 77
presents a novel adaptive stabilization technique based on an 78
equation that can be derived from the average system model. 79
The equation is used to determine the adaptable gain required 80
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Fig. 1. AC–DC power system feeding an ideal CPL.
for loop cancelation. This gain depends on the power level of the81
CPL, which can be calculated from voltage and current sensors82
on the dc bus. As a result of this methodology, the system can83
automatically ensure stability under all operating conditions.84
The stability study presented in this paper, using small-signal85
and large-signal stability analysis, confirms that the mitigated86
system is always stable. In addition, simulation and experimen-87
tal results are also presented to verify the proposed adaptive88
stabilization technique that eliminates the destabilizing effect89
of the CPL.90
The paper is structured as follows. In Section II, an ac–dc91
power system feeding an ideal CPL is introduced to illustrate92
the effect of CPLs. In Section III, the loop-cancelation technique93
for ac–dc power systems feeding ideal CPLs is explained. An ex-94
planation of how to apply the loop-cancelation technique to the95
ac–dc power system, the derivation of mathematical model, the96
system stability analysis via the eigenvalue theorem and97
the phase-plane plot, the concept of the adaptive stabilization,98
and the simulation results are all addressed in Section III. A99
realistic ac–dc power system is then analyzed in Section IV. In100
this case, parallel controlled buck converters are used as CPLs101
instead of the ideal CPLs. Simulation and experimental results102
are also presented in Section IV to confirm that the proposed103
mitigation technique can eliminate the destabilizing effect of104
the CPL. Finally; Section V concludes and discusses the bene-105
fits of the adaptive stabilization technique for the ac–dc power106
system.107
II. AC–DC POWER SYSTEM FEEDING AN IDEAL CPL108
The ac–dc power system investigated in this study is depicted109
in Fig. 1. An ac–dc power system including an uncontrolled110
rectifier is considered in this paper because it is still widely111
used in many applications. It consists of a balanced three-phase112
voltage source, a transmission line represented by Req , Leq , and113
Ceq , a six-pulse diode rectifier, dc-link filters represented by114
rL , Ldc , rc , and Cdc , and an ideal CPL represented by a depen-115
dent current source. The parameters of the system in Fig. 1 are116
given in Table I. Note that the inductance value has been chosen117
in order for stability to occur at a power level that is able to be118
verified experimentally.119
It is known that CPLs can degrade the stability of their feeder120
systems via the dc-link filter [3]–[5]. Many research works have121
already presented how to predict unstable operation using a122
mathematical model of the system. For three-phase systems with123
six-pulse diode rectifiers, the DQ method [6]–[8] can be applied124
in order to analyze the three-phase rectifier circuit and obtain125
a dynamic model suitable for stability study. The eigenvalue126
theorem [8] can then be applied to the linearized model for127
TABLE I
PARAMETERS OF THE SYSTEM IN FIG. 1
Parameters Value
Vs 50 Vrm s/phase
ω 2π × 50 rad/s
Req 0.1 Ω
Leq 0.21 mH
Ceq 2 nF
rL 0.57 Ω
rc 2.97 Ω
Ldc (ΔIdc ≤ 0.5 A) 37.7 mH
Cdc (ΔVdc ≤ 5 V) 237.35 µF
Fig. 2. Eigenvalue plot of the system before applied the proposed mitigation
technique.
stability analysis. Based on the procedure in [9], the eigenvalue 128
plot of the system shown in Fig. 1, with the parameters in 129
Table I, is depicted in Fig. 2. It can be seen from Fig. 2 that 130
the system will be unstable when the value of PCPL reaches 131
320 W. In this paper, it will be shown that as a result of the 132
techniques used, the ac–dc system shown in Fig. 1 can provide 133
power exceeding 320 W, in this case up to 600 W (rated power), 134
without instability occurring. The details of the technique used 135
for the stabilization of the uncontrolled rectifier based ac–dc 136
power system will be explained in Section III. Moreover, the 137
novel adaptive stabilization for ac–dc power systems feeding 138
the CPLs is also explained. 139
III. LOOP-CANCELATION STABILIZATION OF AN AC–DC 140
POWER SYSTEM FEEDING AN IDEAL CPL 141
Within this section, the new methodology for the application 142
of the loop-cancelation technique to uncontrolled rectifier based 143
ac–dc converters will be detailed. The established ac–dc con- 144
verters will be detailed. The established ac–dc power system, 145
on which this study is based, is shown in Fig. 1. The newly 146
proposed ac–dc power system, including the loop-cancelation 147
technique, is depicted in Fig. 3. An ideal CPL is considered ini- 148
tially in order to facilitate the calculation of the adaptable gain, 149
as will be described later in this section. 150
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Fig. 3. AC–DC power system with the loop-cancelation technique.
Within dc–dc converters, the control of output dc voltage is151
a natural feature. The loop-cancelation method [12] can there-152
fore be conveniently applied to introduce a corrective action by153
adjusting the converter duty cycle. In contrast, the ac–dc power154
system in this study employs an uncontrolled rectifier in which155
the output voltage cannot be adjusted and is defined by the ac156
voltage magnitude only. Therefore, this study proposes a new157
approach by introducing into the dc link a controlled switch S1158
to both control the output voltage and introduce the proposed159
loop-cancelation technique. Only switch S1 and diode Dm are160
added into the system, whereas rL , Ldc , rc , and Cdc are the ex-161
isting dc-link filter of the rectifier circuit. Therefore, the effect162
of S1 and Dm on the overall system power loss and cost is very163
small. The duty cycle d∗ is used to control the switch S1 . d∗ can164
be calculated using165
d∗ =
1
Vtr
(
Vcontrol + KFB
d
dt
(
1
Vdc
))
(1)
where Vtr is the amplitude of a triangular signal that can be set166
by the user. Based on the loop-cancelation technique reported167
in [12] for dc–dc converters, it is known that the feedback gain168
KFB is a vital parameter that enables the designer to determine169
the characteristic of output dc-link filter damping. Moreover, if170
the designer can determine the appropriate value for KFB , the171
desired time-domain response can be obtained and the destabi-172
lizing effect can be completely eliminated.173
First, for the proposed uncontrolled rectifier based ac–dc174
power system, the mathematical model will be derived. From175
this, the equation for calculating KFB can be obtained. As de-176
tailed in previous publications [6]–[10], feeder systems with177
three-phase rectifiers can be analyzed using the DQ method,178
while the behavior of S1 can be eliminated by using the179
generalized state-space averaging (GSSA) method [6]. The180
equivalent circuit of the system in Fig. 3, represented in the181
dq-frame, is shown in Fig. 4. After applying the DQ method,182
the three-phase diode rectifier can be treated as a transformer183
in the dq-frame [10]. The GSSA is then used to eliminate the184
switching behavior of S1 . Applying Kirchhoff’s voltage law185
and Kirchhoff’s current law to the circuit shown in Fig. 4,186
with d∗ given by (1), the mathematical model of the proposed187
ac–dc power system under continuous conduction mode, us-188
ing the loop-cancelation technique, is defined by the following189
equation:190
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
•
Ids = −ReqLeq Ids + ωIqs − 1Leq Vbus,d + 1Leq Vsd•
Iqs = −ωIds − ReqLeq Iqs − 1Leq Vbus,q + 1Leq Vsq•
Vbus,d = 1Ceq Ids + ωVbus,q
−
√
3
2 · 2
√
3V t r
πCeq
(
Vcontrol+KF B dd t
(
1
V d c
)) Idc
•
Vbus,q = −ωVbus,d + 1Ceq Iqs•
Idc =
√
3
2 · 2
√
3Vcontrol
πLd c V t r
Vbus,d − (rμ +rL +rc )Ld c Idc − 1Ld c Vdc
+ rc PC P LLd c Vd c +
√
3
2 · 2
√
3
πLd c Cd c
KF B Vb u s , d
V t r
d
dt
(
1
Vd c
)
•
Vdc = 1Cd c Idc − PC P LCd c Vd c
.
(2)
191
A new variable Idc1 , as given by (3), can be used to simplify 192
the system model 193
•
Idc1 =
•
Idc −
√
3
2
.
2
√
3
πLdc
KFBVbus,d
Vtr
d
dt
(
1
Vdc
)
. (3)
Hence, (2) can be written as the following equation: 194
⎧⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎨
⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎪⎩
•
Ids = −ReqLeq Ids + ωIqs − 1Leq Vbus,d + 1Leq Vsd•
Iqs = −ωIds − ReqLeq Iqs − 1Leq Vbus,q + 1Leq Vsq•
Vbus,d = 1Ceq Ids + ωVbus,q −
√
3
2 · 2
√
3V t r
πCeq Vcontrol
Idc1
+ 18KF Bπ 2 Ceq Ld c Vcontrol
Vb u s , d
Vd c•
Vbus,q = −ωVbus,d + 1Ceq Iqs•
Idc1 =
√
3
2 · 2
√
3Vcontrol
πLd c V t r
Vbus,d − (rμ +rL +rc)Ld c Idc1 − 1Ld c Vdc
−
√
3
2 · 2
√
3(rμ +rL +rc )KF B
πL2d c V t r
Vb u s , d
Vd c
+ rc PC P LLd c Vd c•
Vdc = 1Cd c Idc1 − PC P LCd c Vd c +
√
3
2 · 2
√
3
πLd c Cd c
(
KF B
Vd c V t r
)
Vbus,d
.
(4)
It can be seen from (4) that KFB is presented in the system 195
model. The effect of KFB can be assessed via a plot of the 196
dominant eigenvalues. These eigenvalues were calculated from 197
the linearization of (4). The system parameters for this plot are 198
given in Table I with Vcontrol = 2.9 V, Vtr = 3 V, and PCPL = 199
320 W. The dominant eigenvalue plot when gain KFB is varied 200
from 0 to 2.45 is shown in Fig. 5. The plot within Fig. 5 can 201
be used to determine the best value of KFB to avoid unstable 202
operation with the desired time-domain response depending on 203
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Fig. 4. Equivalent circuit of the ac–dc power system with the loop-cancelation technique in the dq-frame.
Fig. 5. Eigenvalue plot for the ac–dc power system with the loop-cancelation
technique by varying KFB .
the location of dominant poles. However, the plot will change204
when PCPL changes. Therefore, the appropriate value of KFB205
to mitigate the instability problem should be adapted according206
to the variation of PCPL .207
Large-signal stability analysis of the example system is shown208
in Fig. 6 via a phase-plane plot. Initially, PCPL is set at 200 W.209
Subsequently, PCPL is increased to 320 W. If KFB = 0 (without210
mitigation), huge oscillation occurs, as shown by the blue line211
in Fig. 6. Conversely, if the proposed mitigation is applied with212
KFB = 0.32, the system can regain stability as depicted by the213
green line in Fig. 6. It can be seen from Figs. 5 and 6 that there214
is good agreement between the eigenvalue plot and phase-plane215
plot. Both methodologies confirm that stability is achieved when216
KFB = 0.32. However, KFB = 0.32 is for PCPL = 320 W. If217
PCPL is increased, KFB should be increased to ensure that218
the system maintains stable operation. Hence, KFB must be219
adaptable depending on the level of PCPL . In this paper, a novel220
equation is used to calculate the adaptable gain. The derivation221
of this equation is detailed as follows.222
Considering only the characteristics of output dc-link filter223
damping, the differential equations I˙dc1 and V˙dc in (4) will now224
be analyzed. It can be seen that the nonlinear terms of KFB occur225
Fig. 6. Phase-plane plot of the ac–dc power system.
in both I˙dc1 and V˙dc . However, normally (rμ + rL + r) << 226
Ldc , therefore only the nonlinear terms of KFB within V˙dc are 227
required. If parameter P1 is defined as 228
P1 =
√
3
2
2
√
3Vbus,d
πLdcCdcVtr
(
KFB − 1
2
√
3
.
√
2
3
πLdcVtrPCPL
Vbus,d
)
(5)
then V˙dc in (4) can be written as 229
V˙dc =
1
Cdc
Idc1 +
P1
Vdc
. (6)
According to (6), if P1 = 0, the nonlinear term P1/Vdc can 230
be canceled. Therefore, KFB in order to guarantee that P1 = 0 231
can be defined from (5). The adaptable value of KFB can then 232
be calculated in order to stabilize the system according to 233
KFB =
1
2
√
3
.
√
2
3
πLdcVtrPCPL
Vbus,d
. (7)
The final system, with adaptive stabilization based on the 234
loop-cancelation technique, is shown in Fig. 7. It can be seen 235
in Fig. 7 that the loop cancelation gain KFB is calculated as in 236
(7). KFB will be adapted depending on the value of the system 237
operating point defined by PCPL . From (7), the adaptable KFB 238
depends on the values of Ldc , Vtr , Vbus,d , and PCPL . In the 239
AREERAK et al.: ADAPTIVE STABILIZATION OF UNCONTROLLED RECTIFIER BASED AC–DC POWER SYSTEMS FEEDING CPL 5
Fig. 7. System with the adaptive stabilization based on the loop-cancelation technique.
Fig. 8. Vbus ,d values for PCPL when varied from 0 to 800 W.
example system used in this paper, Ldc = 37.7 mH; however,240
in other systems this can be determined by the measurement or241
identified by artificial intelligence techniques [31]. The value of242
Vbus,d can be determined by using the power flow equation [9]243
based on the ac side. The Vbus,d values of the example system244
in Fig. 1, when the PCPL is varied from 0 to 800 W (the rated245
power is 600 W), are shown in Fig. 8.246
According to Fig. 8 at the rated power of 600 W, the value247
of Vbus,d for the example system is 82.7 V. It can be seen from248
Fig. 8 that the higher the value of PCPL , the lower the value of249
Vbus,d . This in turn results in a higher value of KFB . Finally,250
PCPL can be determined according to (8). The required values of251
ICPL and Vdc can be obtained from current and voltage sensors,252
respectively253
PCPL = VdcICPL . (8)
To ensure that condition (7) can provide the appropriate value254
of KFB , a phase-plane analysis of the system in Fig. 7 was per-255
formed. The phase-plane plots for PCPL = 400, 500, and 600 W256
are shown in Fig. 9(a)–(c), respectively. It can be seen that if257
the PCPL is increased, the value of KFB is also automatically258
increased based on (7). It can be seen from Fig. 9(a) that the259
system without the proposed mitigation technique (KFB = 0)260
is unstable; this is represented by the blue line. However, when261
the mitigation is activated at t = 0.1 s, with KFB = 0.405, the262
system settles to a new stable operating point. This stabilization263
trajectory is represented by the green line in Fig. 9(a). Similarly,264
as shown in Fig. 9(b) and (c), the system with PCPL = 500 W265
and 600 W becomes stable with KFB = 0.506 and 0.607, re-266
spectively. These analytical results, via phase-plane analysis,267
Fig. 9. Phase-plane plots of the system with the proposed adaptive stabiliza-
tion. (a) PCPL = 400 W. (b) PCPL = 500 W. (c) PCPL = 600 W.
confirm that the adaptable KFB calculated from (7) ensures 268
stable operation. 269
Time-domain simulation results when PCPL is varied from 270
200 W to the rated power of 600 W are depicted in Fig. 10. It 271
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Fig. 10. Time-domain simulation results with adaptive stabilization based on
the loop-cancelation technique.
can be seen from Fig. 10 that the system is initially unstable272
between 0.3 and 0.4 s when KFB = 0. However, once the loop-273
cancelation technique is activated at 0.4 s the system becomes274
stable and remains stable under all subsequent values of PCPL .275
After 0.4 s, current and voltage sensors are used to continuously276
monitor the value of PCPL in order to recalculate the appropriate277
KFB . This can be seen in Fig. 10. The duty cycle of S1 is also278
included in Fig. 10. This value cannot exceed one for practical279
implementation. Hence, this limitation has already been added280
in the simulation, as can be seen in Fig. 10. The simulation281
results using the same value of KFB for Ldc − 5% = 35.81 mH282
and Ldc + 5% = 39.58 mH are also shown. It can be seen that283
even though Ldc is changed to 35.81 or 39.58 mH, the system284
can remain stable by using the KFB calculated from fixed Ldc =285
37.7 mH. It means that the parameter robustness of the proposed286
control method does not affect the mitigation result.287
IV. EXPERIMENTAL VERIFICATION288
It has been established in the previous sections that the pro-289
posed ac–dc power system shown in Fig. 1 becomes unstable290
when PCPL is equal to 320 W. Adaptive loop cancelation has291
been analytically proven to mitigate the instability, as shown292
in Fig. 7. The simulation results shown in Fig. 10 have also293
confirmed that the system is always stable with adaptable KFB .294
In this section, experimental verification is reported in order to295
support the proposed adaptive stabilization concept. The same296
ac–dc system is used as shown in Fig. 7. However, within the297
experimental rig, two parallel tightly controlled buck convert-298
ers are used to represent the ideal CPL. More details on these299
converters can be found in [9]. In addition, as the time-domain300
simulation results presented in the previous section were per- 301
formed with an ideal CPL, they were repeated also using two 302
paralleled buck converters. A diagrammatic representation of 303
the ac–dc power system examined in this section, with the pro- 304
posed adaptive stabilization, is shown in Fig. 11. 305
The experimental rig is shown in Fig. 12. The MOSFET 306
IRFP250N and the diode MUR1560G were added into the sys- 307
tem to represent the S1 and Dm , respectively. Moreover, the 308
low-pass filter was already embedded to eliminate the noise 309
generated from the derivative term. The bandwidth of the low- 310
pass filter is set equal to ten times the resonance frequency [12]. 311
In this paper, the resonance frequency is equal to 343.3 rad/s, 312
calculated from the Ldc and Cdc values shown in Table I. The 313
proposed adaptive stabilization, based on the loop-cancelation 314
technique, was implemented using an Atmaga1280 microcon- 315
troller with analog circuits. This is highlighted by the number 3 316
in Fig. 12. As for both controlled buck converters highlighted by 317
the number 5 and 7, a damping ratio (ζ) and a natural frequency 318
(ωn ) for a voltage loop were set to 0.7 and 2π(400) rad/s, re- 319
spectively. For a current loop, these values were equal to 0.7 and 320
2π(4000) rad/s. Hence, following on these damping ratios and 321
natural frequencies, Kpv ,Kiv ,Kpi , and Kii are equal to 0.05, 322
20, 0.6819, and 1948, respectively. In addition, the switching 323
frequencies for switch S1 and switches inside the controlled 324
buck converters were equal to 10 kHz. 325
Both the simulation model and the experimental rig were 326
subjected to the same test scenario. The resulting Vdc waveforms 327
are shown in Fig. 13. The test scenario can be summarized as 328
follows. 329
1) Initially, the total load power was set to 250 W; CPL1 = 330
250 W, CPL2 = 0 W. 331
2) At t = 0.11 s, an additional load of 24.2 W is introduced 332
by the second converter CPL2, as a result the total CPL 333
becomes 274.2 W. From the experimental results, it can 334
be seen that the system response is now poorly damped 335
indicating that the stability margin is approaching. The 336
simulation also shows a very oscillatory response, how- 337
ever of a much smaller magnitude. This discrepancy can 338
be explained by unaccounted parasitic effects and mod- 339
eling assumptions. Hence, both the simulation model and 340
the experimental setup indicate that the system is close to 341
instability. 342
3) At t = 0.43 s, CPL2 is increased to 80 W. As predicted 343
from the analytical analysis presented in the previous sec- 344
tion, at a total load power of 330 W, the system becomes 345
unstable. It can be seen from Fig. 13 that in both simula- 346
tion and experimental results, the dc voltage exhibits an 347
expanding oscillatory behavior. 348
4) At t = 1.05 s, the proposed algorithm is activated and the 349
system stabilizes. 350
5) At t = 1.15 s, the load power is further increased (CPL 351
total power becomes 380 W). The system maintains stable 352
operation due to the stabilizing effect of proposed adaptive 353
stabilization technique. 354
6) Finally, to confirm that the system maintains stability even 355
with higher loads, two further CPL step increases are 356
introduced at t = 1.27 s (total load power becomes 430 W) 357
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Fig. 11. AC–DC power system with the proposed adaptive stabilization feeding paralleled controlled buck converters.
Fig. 12. Testing rig based on the system in Fig. 11.
Fig. 13. (a) Simulation and (b) experimental results.
and at t = 1.38 s (600 W total). It is clearly seen from358
Fig. 13 that the dc bus voltage responses are stable and359
that the voltage drops at each load step according to the360
system’s internal resistance.361
Overall, it can be concluded that there is a very good match362
between the simulation and experiment results during the test363
scenario. The capability of the system to return to stable opera-364
tion using the proposed technique is clearly shown. Furthermore,365
once the proposed mitigation has been activated, the results in366
Fig. 13 confirm that the system is always stable even when the367
total CPL is equal to 600 W (the rated power of feeder sys-368
tem). The experimental results confirm that the proposed adap-369
tive stabilization algorithm, based on the loop-cancelation tech-370
nique, fully mitigates the ac–dc feeder system instability caused371
by CPLs. In addition, Fig. 13 validates the developed system 372
model and the assumptions made during the development of this 373
effective technique. 374
V. CONCLUSION 375
In this paper, adaptive stabilization of an uncontrolled recti- 376
fier based ac–dc converter has been introduced. The proposed 377
mitigation technique has been used to eliminate the destabi- 378
lizing effect of CPLs. As a result, the ac–dc feeder system is 379
always stable for any level of CPL. The theoretical results from 380
the eigenvalue theorem and the phase-plane analysis confirm 381
that the uncontrolled rectifier based ac–dc power system, with 382
the proposed adaptive stabilization, is always stable. Moreover, 383
simulations and experimental results have been used to verify 384
the theoretical results. Agreement between theoretical, simula- 385
tion, and experimental results has been shown. The proposed 386
adaptive mitigation is therefore a very powerful and flexible 387
technique, which can be used to guarantee the stable opera- 388
tion of uncontrolled rectifier based ac–dc feeder systems when 389
supplying CPLs. 390
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